ABSTRACT A novel multilevel inverter based on a three-level half bridge is proposed for the DC/AC applications. For each power cell, only one DC power source is needed and five-level output AC voltage is realized. The inverter consists of two parts, the three-level half bridge, and the voltage vector selector, and each part consists of the four MOSFETs. Both positive and negative voltage levels are generated at the output, thus, no extra H bridges are needed. The switches of the three-level half bridge are connected in series, and the output voltages are (V o , V o /2, and 0). The voltage vector selector is used to output minus voltages (−V o and −V o /2) by different conducting states. With complementary working models, the voltages of the two input capacitors are balanced. Besides, the power cell is able to be cascaded for more voltage levels and for higher power purpose. The control algorithm and two output strategies adopted in the proposed inverter are introduced, and the effectiveness is verified by simulation and experimental results.
I. INTRODUCTION
With the development of science and technology, the energy crisis and pollution problems occur. Traditional ways of power generation such as thermal power are the main reason of the air pollution, and the coal heating in the winter leads to smog. However, the traditional energies are not infinite, thus renewable energy harvesting technology shows remarkable aptitude in green power networks and is expected to be pervasively utilized to reduce carbon footprints [1] . Among clean energies, solar energy plays an important role due to its good characteristics. For instance, the implementation of it is much easier and cheaper than wind power and water power. Research on the smart grid is being given enormous supports worldwide due to its great significance in solving environmental and energy crisis [2] . For solar energy, it is usually produced personally, and some of it is consumed personally, while the redundant energy is transformed to AC power and then inject to the power grid. Thus, to improve the The associate editor coordinating the review of this manuscript and approving it for publication was Reinaldo Tonkoski. power quality of personal energy, DC/AC inverters with lower harmonic distortions and higher power quality are needed.
Multilevel inverter is a common used inverter worldwide due to its good output characteristics, low THD (Total Harmonic Distortion) performance and low EMI losses. There are already lots of multilevel inverters, among which CHB (cascaded H bridge) inverter plays an important role due to its good output characteristics [3] - [5] . Some control strategies are introduced to eliminate circulation power flow [6] and realize ZVS (zero voltage switch) performance [7] . There are some other multilevel inverters [8] - [14] . A new singlephase cascaded multilevel inverter comprised of a series connection of basic units is proposed in [8] , however, only positive levels are generated at the output, thus additional H bridge is needed. A novel multilevel DC/AC inverter is introduced in [9] , and a single-stage switched-capacitor module topology for cascade multilevel inverter is introduced in [10] . An optimized three-phase multilevel inverter derived by cascading the level generation part with the phase sequence generation part is introduced in [11] , [12] . Three-phase active balance of modular hybrid asymmetrical cascaded multilevel drives are introduced in [13] to solve energy imbalances of VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ the low-voltage cells. A generalized multilevel inverter is introduced in [14] , and it can be cascaded as submultilevel inverter using series connection for higher power purpose. PUC5 inverter and T3 inverter are introduced and compared in [15] , only one DC source is used in these inverters and less switches and more voltage levels (up to 7 levels) are realized in PUC5 inverter. However, the voltage of the auxiliary capacitor should be controlled in a complex and high frequency method. More switches are needed for 5-level output voltage in T3 inverter, and half of them suffer the whole DC bus voltage. FC inverters are introduced in [16] , [17] , though more voltage levels are realized, the implementation of large number of flying capacitors leads to large size, high losses and complex voltage control method. Though lots of multilevel inverters have been applied, one with reduced semiconductors and more output voltage levels (which leads to higher output quality with lower THD) is still a challenge. While some control algorithms and strategies are introduced [18] - [24] . A systematic design of high-performance hybrid cascaded multilevel inverter is introduced on active voltage balance and minimum switching losses with simplified DC power supplies in [18] . Virtual prototyping for distributed control is introduced for fault-tolerant inverters for photovoltaics in [19] . A generalized DTC (direct torque control) strategy is introduced to reduce the torque ripple in multilevel inverters [20] . An analysis on THD is given on single and three phase multilevel inverters [21] . Method to accelerate harmonic minimization by using a parallel genetic algorithm on graphical processing unit is introduced in [22] . A control algorithm to overcome the photovoltaic partial shading is introduced on multilevel DC-link inverter [23] . A reduced switching loss SPWM strategy to eliminate common-mode voltage in multilevel inverters is introduced in [24] . The control algorithm of the topology in this paper takes lots of lessons from these control strategies above.
A novel multilevel inverter based on a three-level half bridge is proposed for DC/AC applications is proposed in this paper. For each power cell, only one DC power source is needed and 5-level output AC voltage is realized. The inverter consists of two parts, the three-level half bridge and the voltage vector selector, and each part consists of four MOSFETs. Both positive and negative levels are generated at the output, thus no additional H bridges are needed. The nonisolated structure eliminates the magnetic losses (normally caused by transformers). The switches of the three-level half bridge are connected in series, and the output voltages are V o , V o /2, 0. The voltage vector selector is used to output minus voltages (−V o , −V o /2) by different conducting states. With complementary working models and voltage strategy, the voltages of the two input capacitors are balanced. Besides, the cascaded ability is realized for more voltage levels and for higher power purpose. The space vector selecting control algorithm is adopted in the proposed inverter. Besides, both high frequency SPWM (pulse width modulation) control strategy and low frequency fitting strategy are proposed in the inverter for numerous load condition. This paper is organized as follows, the configuration of the proposed inverter is described in Section II. The working stages and working principle are analyzed in Section III. Two output strategies, the voltage balance strategy as well as the stage optimization method are introduced in Section IV. Simulation and experimental results are given in Section V and Section VI respectively. In the end, the paper is concluded in Section VII.
II. CONFIGURATION OF THE PROPOSED INVERTER
The configuration of the proposed multilevel inverter is shown in Fig. 1 . The power supply is a DC voltage source (v i , a battery for example), and two capacitors (C 1 and C 2 ) are connected in series on the DC bus. The 3-level half bridge consists of four power switches connected in series (S 1 , S 2 , S 3 , and S 4 ), and each output point (a or b) has two voltage levels. As for the voltage vector selector, two switches (K 1 and K 2 ) are connected in series between the output of the 3-level half bridge (a and b), while two switches (Q 1 and Q 2 ) are connected in series on the DC bus. As shown in Fig. 1 , C S1 , C S2 , C S3 and C S4 are the parasitic capacitors of the power switches in the 3-level half bridge, while C K 1 , C K 2 , C Q1 and C Q2 are the parasitic capacitors of the switches in the voltage vector selectors. R o is the resistant load. v o is the multilevel output voltage.
III. VOLTAGE GENERATION AND WORKING PRINCIPLE A. VOLTAGE LEVEL ANALYSIS
The voltage levels of point a, b, c, d and the output port are illustrated in Fig. 2 .
As shown in point c and d, due to different chooses of switching state, five voltage levels are realized on the output port.
B. SWITCHING VECTOR ANALYSIS
The switching vectors are shown in Fig. 3 . Fig. 4-11 show the equivalent circuits of all working stages. There are three half bridges in the proposed inverter, the first one is the 3-level half bridge consisting of switches S 1 -S 4 , the second one is former part of the voltage selector consisting of switches K 1 -K 2 , and the last one is the latter part of the voltage selector consisting of switches Q 1 -Q 2 . It is illustrated that there is only one switch conducting in each half bridge during any working stage. [Stage 1] (01001001): While S 2 , K 1 and Q 2 are conducting in this stage, input capacitor C 2 is connected to the load. Thus the output voltage is clamped to v i /2. The input capacitor C 2 is discharged in this stage, while the input capacitor C 1 is charged by the input voltage source at the same time, as a result the voltage sum of C 1 and C 2 keeps the same. 
C. EQUIVALENT CIRCUITS AND WORKING STAGES ANALYSIS

IV. CONTROL AND OUTPUT ALGORITHM A. OUTPUT STRATEGIES
Due to the voltage level selector, there are two output strategies with respected to the load condition. The first one is low frequency fitting strategy, and the next one is high frequency SPWM strategy For low frequency fitting (LFF) strategy: In this strategy, the switching frequency is the same with the frequency of the modulation wave. The key idea of this strategy is to find the closest value among the five voltage levels to fit the output wave while modulation wave changes. The algorithm is shown in Fig. 12 . As shown in Fig. 12 , v m is the modulation wave and v f is the fitting wave. While v m is a sinusoidal waveform, the value of v f has only five options due to the configuration of the voltage selector. It is illustrated with green dotted lines in Fig. 12 and indicated in (1) .
Thus, the key idea of this strategy is to find the optimized options and switching points to fit v m in a low frequency condition. While v m is affirmatory at any time, and only one best option exists among five voltage levels at any time. So the selector will choose the closest voltage level at each period, thus the switching points occur on the middle of each voltage levels. Switching points are given in (2) and the comparing lines are shown with brown lines in Fig. 12 .
Once v m crosses the comparing lines, the work state and the output voltage level change. And the output voltage values with respect to v m are indicated in (3).
Thus the closest and optimized option of voltage selector is obtained, and with more cascaded cells which increases the voltage levels, v f becomes more similar to v m . The merit of this output strategy is that it works on a very low frequency. For less sensitive load conditions (ones don't have a strict limitation of high voltage quality, such as motor drive), low frequency strategy leads to lower switching losses.
For high frequency SPWM (HFSPWM) strategy: While for sensitive load, which has a strict request on voltage quality, it is better to utilize the high frequency SPWM strategy to reduce THD (total harmonic distortion). The algorithm of this strategy is shown in Fig. 13 . As shown in Fig. 13 , the voltage levels are illustrated in green lines and the expression is the same with (1) . v m is the same modulation wave, and v spwm is the SPWM wave. With the increasing of the switching frequency, it allows not only selecting one closest voltage level at each time, it allows to switch between two voltage levels in each time period. For example, when v m is between 0 and v i /2, the output voltage is switching between 0 and v i /2 all the times with respect to the result of comparison. The higher switched level and the lower switched level are indicated in (4) and (5) .
The algorithm of SPWM is shown in Fig. 14, v The high frequency strategy, which reduces the THD and improves the output voltage quality, is more suitable for strict load condition. However, there is a trade-off to choose between these two output strategies. LFF strategy for lower switching losses and HFSPWM strategy for lower THD losses and higher output voltage quality. Actually, hybrid output strategy is utilized to optimize the algorithm and reduce the total losses in practical engineering, thus improves the efficiency. And dynamic algorithm and detection are applied to switch between these two strategies.
B. VOLTAGE STRATEGY
The voltage balance strategy is applied to balance the voltage of the two input capacitors C 1 and C 2 . C 1 discharges in stage 5-6 and C 2 discharges in stage 1-2. Thus it is convenient to balance the voltages through the adjustment of the discharging period of the two capacitors. The algorithm of the voltage balance strategy is shown in Fig. 15 . As shown in Fig. 15 , the voltage difference of C 1 and C 2 is detected and then sent to a PI module, after the amplitude limitation module and the hysteresis loop module, t a is obtained. t a is the adjusting time inserted to stage 1-2 and stage 5-6. It is indicated in (6) .
After the adjustment in time period, the SPWM generator will give the modified SPWM waveforms with changed discharging time for C 1 and C 2 , and the voltages of them will be balanced.
C. SWITCHING OPTIMIZATION METHOD
To reduce the switching losses at fixed switching frequency as much as possible, an optimization method is adopted at stage switching time. The key thought of this method is to keep the least switches changed at each switching time. As shown in Fig. 4-11 , there are 3 switches conducting on each stage, and the change between stages causes switching losses. The less switches changed, the lower switching losses caused. Fig. 16 shows the common switches between stages. As shown in Fig. 16 , there are two stages for voltage level of v i /2, 0 and −v i /2. The optimization method is to determine which stage should be operated when these voltage levels should be outputted. Besides, only changes between contiguous voltage levels are allowed for continuous modulation waveform (for example change from stage 1 to stage 7 is allowed, but change from stage 1 to stage 2 or to stage 5 is not allowed). To make less conducting switches changed, the corresponding strategy is also illustrated in Fig. 16 . As the next working stage is largely deal to the modulation waveform as well as the current working stage, it is necessary for the control unit to memorize the old working stage.
V. SIMULATION RESULTS
The simulation is carried out on PSIM, with time step t step =10 −6 s. While the input source is a DC voltage source (v i = 20V). The two input capacitors C 1 and C 2 are identical (C 1 = C 2 = 6.8mF). The eight switches are low voltage MOSFETs. And the load is represented by a resistor.
With low frequency fitting output strategy, the output waveforms are shown in Fig. 17 . As shown in Fig. 17 , v o fits v m well. And the switching frequency is very low, which is equal to the output frequency with respect to each switch. The voltages of the input capacitors are shown in Fig. 19 . As shown in Fig. 19 , the voltages of the input capacitors are balanced. Little changes exist in each period, but the fluctuation is neglectable. Each working stage has its own charging and discharging characteristics on each capacitor. Time adjustment exists in stage 1-2 and stage 5-6 to balance the charging and discharging quantity, thus to balance the voltage. As a result, the voltage of each capacitor are nearly identical and constant in the whole simulation time. The proposed inverter has cascaded ability, and the simulation results of both output strategies with two cascaded inverter cells are given in 
VI. LABORATORIAL EXPERIMENT
Based on the analysis above, an experimental prototype with 10V input voltage is built to verify the topology and test VOLUME 7, 2019 FIGURE 21. Experimental prototype of the proposed topology.
the efficiency. The prototype is shown in Fig. 21 . The input voltage is supplied by adjustable linear voltage source (the voltage is set at 10V normally). While the eight switches are MOSFETs of IRF640N (a fan is implemented for each switch for cooling), the resistant load is 50 and the inductance load is 2mH. The DC bus capacitors are 6.8mF. The control unit consists of a FPGA chip for SPWM generation and an ARM chip to generate sinusoidal wave.
The output voltage of circuit point a, b, c, and d of both low and high frequency output strategies are shown in Fig. 22 . As shown in Fig. 22 , the voltages of the circuit points a, b, and d (described in the proposed topology and shown in Fig. 1 and Fig. 2 in Fig. 22, v d is always a square waveform in 50Hz. As v d is key parameter which determines the sign (plus or minus) of the output voltage v o , it should be in the same frequency with the modulated sinusoidal waveform in both output strategies.
The output voltage with two strategies of the multi-level inverter is shown in Fig. 23 . As shown in Fig. 23 , with low frequency fitting strategy, 5-level output is realized, and the switching frequency of each MOSFET is near to the modulation frequency (50Hz). With voltage balance strategy, voltages on the series connected DC bus capacitor are equal, as a result, the plus and minus v i /2 voltage levels are exactly guaranteed. With high frequency SPWM strategy, the SPWM modulation is adopted at each voltage zones. As shown in With inductance resistant load (50 and 2mH), the output voltage and output current (represented by the voltage of the resistor) are shown in Fig. 24 . As shown in Fig. 24 , the phase difference between output voltage and current is nearly zero with both strategies, which is mainly due to the low frequency fundamental sinusoidal wave (50Hz) and small inductor (2mH). But there is a difference of the filter effect of the current waveform between strategies. With the same inductor, the current waveform in low frequency strategy has less changed from resistant load. However, the current waveform in high frequency strategy has changed nearly to sinusoidal waveform. Which illustrates that the high frequency strategy has better output quality.
With the FFT function of the oscilloscope, the THD losses are obvious. The comparison of two strategies on THD are shown in Fig. 25 . As shown in Fig. 25 , the THD losses with high frequency SPWM strategy is much lower.
With the same configuration of the inverter, the efficiency of different input voltages are tested and the results are shown in Fig. 26 . As shown in Fig. 26 , on lower power conditions, the switching losses are obvious, thus low frequency fitting strategy has better performance on efficiency, while on higher power conditions, where harmonic losses dominate the efficiency, high frequency SPWM gets better performance. 
VII. CONCLUSION
A novel multilevel inverter based on a three-level half bridge is proposed for DC/AC applications in this paper. For each power cell, only one DC power source is needed and 5-level output AC voltage is realized. Both positive and negative voltage levels are generated at the output, thus no extra H bridges are needed. The non-isolated topology (transformerless) eliminates magnetic losses. The operating principle and the working stages of the proposed inverter are introduced, while the two output strategies are discussed in detail. Besides, voltage balance strategy is adopted to balance the bus capacitor voltages, and stage optimization method is applied to further reduce the switching losses. Finally, a simulation is carried out to verify the two output strategies, voltage balance strategy and the cascaded ability, and a laboratorial experiment is carried out to test the THD losses and the total efficiency.
